CPSC 418: Parallel Computing

Final Exam

Further exam instructions:

- You have 150 minutes (2.5 hours) to complete the exam. There are 80 points available.
- Answer all of the questions on the exam pages. Keep your answers brief—they should fit in the space provided.
- Figures are at the end of the exam so you can rip them off and have them next to the questions as you write your answers. If you rip off these pages, you do not need to hand them in. Do not write any answers on the figure pages—they will not be graded.
- 1. (19 points) **CUDA Reduce** Figure 1 provides code implementing a reduce problem in CUDA: Store into vector y the m largest values in the vector x (whose length is n). For your convenience, a pure CPU version has also been supplied in figure 2. In answering the questions below, you may assume:
 - The function reduce_kernel() is launched with gridDim = (1, 1, 1) and blockDim = (block_size, 1, 1).
 - The value of block_size is a power of 2 and $32 \leq \text{block}$ _size ≤ 1024 .
 - The input array x contains n positive floating point numbers and the output array y has been allocated of size m but has not been initialized.
 - The values of n, m, block_size and the constant SIZE have been chosen so that there are no array indexing or out of memory errors.

For each of the questions below, briefly justify your answer in a sentence. Answers which do not include a brief justification may not receive full marks.

(a) (2 points) Consider the line shared[j*b + i] = 0.0; in section 1 of reduce_kernel().
 Will this memory access cause a bank conflict? Briefly explain why or why not.

(b) (2 points) Consider the line float curr = x[elem]; in section 2 of reduce_kernel().Will this memory access cause a bank conflict? Briefly explain why or why not.

(c) (2 points) Consider the line float curr = x[elem]; in section 2 of reduce_kernel().
Will this memory access be coalesced? Briefly explain why or why not.

(d) (2 points) Consider section 2 of reduce_kernel(). Give one reason why it is a good idea to use shared memory to store the array shared[] for this section of the code. Answers which give more than one reason will receive zero.

Would this code still work if shared[] were in global memory?

(e) (2 points) Consider section 3 of reduce_kernel(). Give **one different** reason why it is a good idea to use shared memory to store the array shared[] for this section of the code. Answers which give more than one answer or which repeat the answer from the previous part will receive zero.

(f) (1 point) Would the code in section 3 still work if shared[] were in global memory?

(g) (3 points) Consider the line y[i] = shared[i*b]; in section 4 of reduce_kernel(). Will either of these memory accesses cause a bank conflict? Briefly explain why or why not.

(h) (3 points) Consider the line y[i] = shared[i*b]; in section 4 of reduce_kernel().
 Will either of these memory accesses be coalesced? Briefly explain why or why not.

(i) (2 points) Briefly explain why __syncthreads() must be called at the start of section 4 of reduce_kernel().

- 2. (20 points) Closest Point Figure 3 provides code implementing a basic version of a closest point calculation, and figure 4 provides a tiled version of the same algorithm. You may assume that $nc \gg np \gg 1$.
 - (a) (3 points) Assume that the data is stored column major. The code currently stores each input data point in d_points as a column, so d_points is an array with DIM rows and np columns. A similar layout is used for d_clusters. Is this a good choice for arranging the data in closest_basic_kernel(), or should we instead have store each point as a row in these arrays? Briefly explain your reasoning.

(b) (3 points) Write down the line numbers of closest_basic_kernel() which contain a floating point operation. Comparisons between floating point values count as a floating point operations, but integer operations and integer comparisons do not count. Multiply-adds which can be fused count as one operation. How many total floating point operations does one thread perform?

(c) (3 points) Write down the line numbers of closest_basic_kernel() which contain a global memory access. How many total global memory accesses does one thread perform?

(d) (1 point) What is the CGMA of closest_basic_kernel()? Your answer may depend on nc, np and/or DIM.

(e) (3 points) Write down the line numbers of closest_tiled_kernel() which contain a floating point operation. Comparisons between floating point values count as a floating point operations, but integer operations and integer comparisons do not count. Multiply-adds which can be fused count as one operation. How many total floating point operations does one thread perform?

(f) (3 points) Write down the line numbers of closest_tiled_kernel() which contain a global memory access. How many total global memory accesses does one thread perform?

(g) (1 point) What is the CGMA of closest_tiled_kernel()? Your answer may depend on nc, np and/or DIM.

(h) (3 points) Consider the innermost loop (the loop over j) in closest_tiled_kernel(). Will this code run faster if DIM is 2 or if DIM is 3? Briefly explain.

- 3. (18 points) Short answer questions.
 - (a) (4 points) **Data Parallelism.** We discussed the fact that GPUs are well suited to data parallel problems, such as convolution or matrix-matrix multiplication. Give **one** architectural reason why GPUs are better suited than traditional CPUs to matrix-matrix multiplication. Are there any conditions under which a distributed message passing architecture (such as we explored using Erlang) would be well-suited to matrix-matrix multiplication? If not, briefly explain why not. If so, specify the condition(s).

(b) (3 points) **Lots of Threads.** One key to achieving high performance on GPUs is to ensure that kernels have many independent threads: Dozens of threads per core / SP. Give **one** reason why it is beneficial to have so many threads per core in a GPU. Give **one** reason why it is also beneficial to have several threads / processes available for each core of a modern CPU, and **one** reason why it is not necessary to have nearly as many threads / processes for the CPU cores as for the GPU cores to achieve reasonable efficiency. Answers which give more than one of each will receive zero.

(c) (4 points) Shared Memory. We ran in to the term "shared memory" twice in the course: once as a type of parallel architecture (as opposed to message passing) and once as a specialized form of storage on the GPUs. Consider the kernel min_kernel_tree() in figure 5, which uses the GPU's shared memory. Does it use a shared memory architecture? Briefly explain your answer. Now consider the kernel min_kernel_atomic() in figure 5, which does not use the GPU's shared memory. Does it use a shared memory architecture? Briefly explain.

(d) (3 points) Map-Reduce and Moments. Assume that we store a very large collection of data values {x_i}ⁿ⁻¹_{i=0} distributed across a large number of workers in a data center. The values are stored as (*Key1*, *Value1*) pairs such that *Key1* is *i* and *Value1* is x_i. Further assume that all of the workers know the expected value of the data set E[x]. We would like to compute the central moments {μ_k}^{kmax}_{k=2} where

$$\mu_k \approx \frac{\sum_{i=0}^{n-1} (x_i - E[X])^k}{n}.$$

This calculation is the same problem explored in Homeworks 2 (Erlang) and 5 (CUDA). We would like to store the results as (*Key3*, *Value3*) pairs where *Key3* is k and *Value3* is μ_k . Is it possible to perform this computation using the Map-Reduce programming pattern (ignore efficiency considerations)?

 \Box yes \Box no (1 point)

If yes, explain what (*Key2*, *Value2*) representation you would use. If not, briefly explain why not (2 points).

- (e) (3 points) **BLAS and Complexity.** You have a computational problem and have managed to write it in two different forms (assume all matrices are $n \times n$ and vectors are of length n):
 - A series of *n* matrix-vector multiplications (Level-2 BLAS).
 - A single matrix-matrix multiplication (Level-3 BLAS) plus *n* vector-vector saxpy operations (Level-1 BLAS).

Assuming that n is small enough that all the matrices and vectors can be stored in the GPU's global memory, which version would run faster? Briefly explain your answer.

(f) (1 point) ^(c) Take three, slow, deep breaths. Relax. Write down one sentence that is positive about anything.

- 4. **Performance Modeling** (10 points) Give one example for how each kind of performance loss listed below can occur in a CUDA program, or give a short (one or two sentence) explanation of why it cannot occur.
 - (a) (2 points): Communication.

(b) (2 points): Synchronization.

(c) (**2 points**): Extra computation.

(d) (2 points): Resource contention.

(e) (2 points): Idle processors.

Hint: feel free to use example from code for other questions on this exam—but if you would rather give your own example that is fine. Your examples should be **short**.

5. A Different Kind of Tiling (13 points) Many physical simulation problems are solved using *finite element methods* (FEM). These methods model a physical region using a grid of points. A sequential implementation of FEM involves a sequence of updates of the grid. Each update requires an update of each grid point. We will assume that a single update of a grid-point takes unit time. Thus a sequential implementation uses N time units to update a grid with N-points.

We will assume that we have P processors, a two-dimensional grid, and that the grid can be divided into P "tiles" of size $K \times K$. Note that this implies that $N = PK^2$. To update a tile, a processor sends four messages, one to each of the neighbouring tiles. Each message has K words. It takes time $\lambda + W$ to exchange messages of W words with a neighbour. Each processor can exchange messages with only one neighbour at a time. You may also assume that computation and communication **cannot** be overlapped. After receiving messages from its 4 neighbours, the processor updates the grid-points for its tile using the sequential approach.

(a) (1 point) What is the time for the sequential algorithm to update a grid of N = 10,240,000 points? Hint: this is not a trick question, this is an *easy* question.

(b) (1 point) What is K, if P = 256 and N = 10, 240, 000?

(c) (2 points) What is time for the parallel algorithm to update a grid of N = 10,240,000 points using P = 256 processors? Include both communication and computation time. Assume that $\lambda = 10,000$.

(d) (1 point) What is the speed-up if N = 10, 240, 000, P = 256, and $\lambda = 10, 000$?

We can amortize the communication cost if we use *overlapping* tiles. Let M be an integer – it's the number of rows or columns that each tile overlaps with each of its neighbouring tiles. To update a tile, each processor sends four messages, one to each of the neigbouring tiles. Each message consists of M(K + M - 1) words. After receiving messages from its 4 neighbours, the processor performs M updates to its tile; thus, one step of the parallel algorithm counts as M steps of the sequential version. For the first of the M updates, the processor works on a tile with $(K + M - 1) \times (K + M - 1)$ points, for the second iteration, the processor works on a tile with $(K + M - 2) \times (K + M - 2)$ points. For the i^{th} of the M updates, the processor works on a tile with $(K + M - 1) \times (K + M - 2)$ points.

(e) (4 points) What is time for the parallel algorithm to perform M = 4 updates to a grid of N = 10,240,000 points using P = 256 processors? Include both communication and computation time. Assume that $\lambda = 10,000$.

(f) (2 points) What is the speed-up if $N = 10,240,000, P = 256, \lambda = 10,000$, and M = 4?

(g) (2 point) Does this method of overlapping tiles improve or degrade performance? Give a short explanation for this improvement or degradation in terms of the kinds of overhead described in Question 4, i.e. communication, synchronization, extra computation, resource contention, and/or idle processors.

```
___global___ void reduce_kernel(float *x, float *y, uint n, uint m) {
1
2
     ___shared___float shared[SIZE];
3
4
     uint i = threadIdx.x;
5
     uint b = blockDim.x;
6
     uint num_elem = ceil((double)n / (double)b);
7
8
     // Section 1.
9
     for(uint j = 0; j < m; j++)</pre>
10
        shared[j*b + i] = 0.0f;
11
12
     // Section 2.
13
     for(uint k = 0; k < num_elem; k++) {</pre>
14
        uint elem = k * b + i;
15
        if(elem < n) {
16
          float curr = x[elem];
17
          for(uint j = 0; j < m; j++) {</pre>
18
             float temp = shared[j \star b + i];
19
20
            if(curr > temp) {
               shared[j*b + i] = curr;
21
               curr = temp;
22
23
             }
          }
24
        }
25
      }
26
27
     // Section 3.
28
     for(uint stride = b / 2; stride >= 1; stride = stride>>1) {
29
        ____syncthreads();
30
        if(i < stride) {
31
          for(uint other_j = 0; other_j < m; other_j++) {</pre>
32
             float curr = shared[other_j*b + i + stride];
33
            for(uint j = 0; j < m; j++) {
34
               float temp = shared[j \star b + i];
35
               if(curr > temp) {
36
                 shared[j*b + i] = curr;
37
                 curr = temp;
38
39
               }
             }
40
41
          }
        }
42
      }
43
44
     // Section 4.
45
     ____syncthreads();
46
     if(i < m)
47
        y[i] = shared[i*b];
48
   }
49
```

Figure 1: CUDA code for the reduction problem for question 1.

```
void reduce_cpu(float *x, float *y, uint n, uint m) {
1
2
     for(uint j = 0; j < m; j++)</pre>
3
       y[j] = 0.0f;
4
5
     for (uint i = 0; i < n; i++) {
6
        float curr = x[i];
7
        for(uint j = 0; j < m; j++) {</pre>
8
          float temp = y[j];
9
          if(curr > temp) {
10
            y[j] = curr;
11
            curr = temp;
12
          }
13
        }
14
     }
15
16
  }
17
```

Figure 2: CPU code which performs the same reduction as the CUDA code in figure 1.

```
// Fortran column major indexing. We don't actually need the number
1
  // of columns (n), but we'll include it as an argument anyway for when
2
  // we do C-style (row major) indexing.
3
  #define IDX2F(i,j,m,n) (((j)*(m))+(i))
4
  // For each element in d_points, identify the point in d_clusters
  // which is closest.
                          In case of a tie, identify the first.
7
   ___global___ void closest_basic_kernel(const float *d_clusters, const uint nc,
8
                                           const float *d_points, const uint np,
9
                                           uint *d_closest) {
10
11
     // Assign a thread to each element of d_points.
12
     const uint i = blockIdx.x * blockDim.x + threadIdx.x;
13
14
     if(i < np) {
15
       // Initialize with first cluster point.
16
       float closest_dist2 = 0.0f;
17
       uint closest_index = 0;
18
       for (uint d = 0; d < DIM; d++) {
19
         float diff = (d_points[IDX2F(d,i,np,DIM)] - d_clusters[IDX2F(d,0,nc,DIM)]);
20
         closest_dist2 += diff * diff;
21
       }
22
23
       // Then consider the remaining cluster points.
24
       for(uint j = 1; j < nc; j++) {</pre>
25
         float dist2 = 0.0f;
26
         for (uint d = 0; d < DIM; d++) {
27
           float diff = (d_points[IDX2F(d,i,np,DIM)]-d_clusters[IDX2F(d,j,nc,DIM)]);
28
           dist2 += diff * diff;
29
         }
30
         if(dist2 < closest_dist2) {</pre>
31
           closest_dist2 = dist2;
32
           closest_index = j;
33
         }
34
       }
35
36
       // Write back the result.
37
       d_closest[i] = closest_index;
38
     }
39
   }
40
```

Figure 3: Basic CUDA kernel for the closest point problem for question 2.

```
__global__ void closest_tiled_kernel(const float *d_clusters, const uint nc,
1
                                            const float *d_points, const uint np,
2
                                            uint *d_closest) {
3
4
     // Index within the grid.
5
     const uint ig = blockIdx.x * blockDim.x + threadIdx.x;
6
     // Index within the block.
7
     const uint ib = threadIdx.x;
8
9
      _shared__ float sh_points[BLOCK_SIZE * DIM];
10
     if(iq < np)
11
       for (uint d = 0; d < DIM; d++)
12
         sh_points[IDX2F(d,ib,BLOCK_SIZE,DIM)] = d_points[IDX2F(d,ig,np,DIM)];
13
14
     // Initialize with first cluster point.
15
     float closest_dist2 = 0.0f;
16
     uint closest index = 0;
17
     for (uint d = 0; d < DIM; d++) {
18
       float diff = (sh_points[IDX2F(d,ib,np,DIM)] - d_clusters[IDX2F(d,0,nc,DIM)]);
19
20
       closest_dist2 += diff * diff;
     }
21
22
      __shared__ float sh_clusters[BLOCK_SIZE * DIM];
23
     for(j_start = 1; j_start < nc; j_start += BLOCK_SIZE) {</pre>
24
       const uint j_last = min(BLOCK_SIZE, nc - j_start);
25
26
       ___syncthreads();
27
       if(ib < j_last)
28
         for (uint d = 0; d < DIM; d++)
29
            sh_clusters[IDX2F(d,ib,BLOCK_SIZE,DIM)] = d_clusters[IDX2F(d,j_start+ib,np,DIM)];
30
31
         _syncthreads();
32
       for(uint j = 0; j < j_last; j++) {</pre>
33
         float dist2 = 0.0f;
34
         for (uint d = 0; d < DIM; d++) {
35
            float diff = (sh_points[IDX2F(d, ib, np, DIM)] - sh_clusters[IDX2F(d, j, nc, DIM)]);
36
            dist2 += diff * diff;
37
         }
38
         if(dist2 < closest_dist2) {</pre>
39
            closest dist2 = dist2;
40
41
            closest_index = j_start + j;
         }
42
       }
43
     }
44
45
     if(iq < np)
46
       d_closest[ig] = closest_index;
47
   }
48
```

Figure 4: Tiled CUDA kernel for the closest point problem for question 2. The macro IDX2F () is defined in figure 3.

```
_global___ void min_kernel_tree(int *x, const uint n, int *min) {
1
2
     const uint i = threadIdx.x;
3
4
     // Allocate shared memory to hold the partial results for this thread.
5
     ____shared___ double sh_min[BS];
6
     // Initialize with first value assigned to this thread.
7
     sh_min[i] = x[i];
8
9
     // Examine the remaining values assigned to this thread.
10
     for (uint j = i + GS; j < n; j += GS)
11
       sh_min[i] = min(x[j], sh_min[i]);
12
13
     // Perform the reduction tree.
14
     for(uint stride = BS >> 1; stride >= 1; stride = stride >> 1) {
15
        ___syncthreads();
16
       if(i < stride)</pre>
17
         sh_min[i] = min(sh_min[i], sh_min[i + stride]);
18
     }
19
20
     // Copy the final result out of shared memory and back to global memory.
21
     if(i == 0)
22
       \min[0] = sh_{\min}[0];
23
   }
24
25
26
    _global__ void min_kernel_atomic(int *x, const uint n, int *min) {
27
28
     const uint i = blockIdx.x * blockDim.x + threadIdx.x;
29
30
     // Initialize with first value assigned to this thread.
31
     int my_min = x[i];
32
33
     // Examine the remaining values assigned to this thread.
34
     for (uint j = i + GS; j < n; j += GS)
35
       my_min = min(x[j], my_min);
36
37
     // Combine results from different threads.
38
     atomicMin(min, my_min);
39
   }
40
```

Figure 5: Two kernels to determine the minimum of an array of integers for question 3c.