## Today's lecture: Regular Languages

I. Examples of Regular Languages
II. Closure Properties
III. More Examples

## Reading:

Today: Regular Sets - Read: Kozen lecture 4 (or Sipser 1.1. as before).
September 14: Non-Determinism - Read: Kozen lecture 5 or Sipser 1.2.
September 16: Equivalence of DFAs and NFAs - Read: Kozen lecture 6 (or Sipser 1.2. as before).
September 19: Regular Expressions - Read: Kozen lectures 7 \& 8 or Sipser 1.3.
September 21: Equivalence of Regular expressions and Finite Automata Read: Kozen lecture 9 (or Sipser 1.3. as before).

September 23: Nonregular Languages - Read: Kozen lecture 12 or Sipser 1.4.
September 26: More examples of the pumping Lemma Read: Kozen lecture 13 or Sipser 1.4.
September 28: Applications of finite automata
September 30: More applications
October 26: Midterm: In class.
I. Examples of Regular Languages
A. Examples that we've already seen:

1. Strings in $\{a, b, c\}^{*}$ such that every ' $a$ ' is followed by $a$ ' $b$ ' without an intervening ' $c$ ' (DQ Sept. 9).
2. Strings in $\{0,1\}^{*}$ with an odd number of ' 1 's (Sept. 9 lecture).
3. Strings in $\{a, b\}^{*}$ that have at least three 'a's (Kozen, lecture 3).
4. Strings in $\{a, b\}^{*}$ that have three consecutive 'a's (Kozen, lecture 3).
5. Strings in $\{0,1\}^{*}$ that end with a ' 1 ' (Sipser, example 1.2).
6. Strings in $\{0,1\}^{*}$ that don't end with a ' 1 ' (Sipser, example 1.3).
7. Strings in $\{a, b\}^{*}$ that start and end with the same symbol.
8. A simplistic spelling checker (Sept. 9 lecture).
9. Strings in $\{0,1,2 \text {, reset }\}^{*}$ such that the sum of the input symbols (when interpreted in the obvious way as integers) since the last 'reset' (or the beginning of the input string if the input has no 'reset' symbols) is a multiple of three (Sipser example 1.5).
10. Strings in $\{0,1, \ldots k-1 \text {, reset }\}^{*}$ such that the sum of the input symbols as calculated in the previous example is a multiple of $k$.


Figure 1: A finite automaton for comparing two numbers
11. Strings in $\{0,1\}^{*}$ that when interpreted as binary numbers (most significant bit first) are a multiple of three.
B. One more example: a language that inputs pairs of binary numbers and accepts if the first number is greater than or equal to the second. The number are input with the most significant bit first.

1. $\Sigma=(\{0,1\},\{0,1\})$.
a. In other words, each input is a pair of two bits. The left element of the pair is the bit for the "first" number being input, and the right element is the bit for the "second" number being input.
b. From now on, I'll write $\mathbb{B}$ as an abbreviation for $\{0,1\}$.
2. Acceptance condition:

I first define a function val : $\Sigma^{*} \rightarrow \mathbb{Z} \times \mathbb{Z}$ as shown below (where $\mathbb{Z}$ denotes the integers):

$$
\begin{aligned}
\operatorname{val}(\epsilon) & =(0,0) \\
\operatorname{val}(s \cdot(\mathbf{a}, \mathrm{~b})) & =(2 * \operatorname{first}(\operatorname{val}(s))+\mathbf{a}, 2 * \operatorname{second}(\operatorname{val}(s))+b)
\end{aligned}
$$

A string, $s$, is in the language iff first $(\operatorname{val}(s)) \geq \operatorname{second}(\operatorname{val}(s))$.
3. A finite automaton that recognizes this language
a. Design
i.. $\quad \operatorname{val}(\epsilon)=(0,0)$. Thus, the empty string is accepting. This means that the initial state is accepting.
ii.. Now, consider two binary numbers represented by strings $s_{1}$ and $s_{2}$ in $\mathbb{B}^{*}$. Assume that $s_{1}$ and $s_{2}$ have the same length. Let $x_{1}, y_{1}, x_{2}, y_{2}$ be strings such that and $s_{1}=x_{1} y_{1} ; s_{2}=x_{2} y_{2}$; and $x_{1}$ and $x_{2}$ have the same length (thus $y_{1}$ and $y_{2}$ have the same length). Note that if the binary number represented by $x_{1}$ is greater than the binary number represented by $x_{2}$, then $s_{1}>s_{2}$ regardless of the details of $y_{1}$ and $y_{2}$. Conversely, if $x_{1}<x_{2}$, then $s_{1}<s_{2}$. Strings $y_{1}$ and $y_{2}$ only matter if $x_{1}=x_{2}$.
iii.. Based on these observations, our automaton keeps track of whether the first number is less-than, equal-to, or greater-than the second based on the prefix that it has read so far. The machine starts in the state where the two numbers are equal (the empty string encodes 0 for both). It moves to the "less-than" or "greater-than" state as soon as it sees a bit where the two numbers differ. Once it has done so, it remains in that state for the rest of the string.
iv.. The machine accepts if the first number is greater-than-or-equal to the second. Thus, the states corresponding to "greater-than" and "equal" are accepting states, and the state corresponding to "less-than" is a non-accepting state.
b. Figure 1 shows the finite automaton based on this design.
c. Here's the formal definition of the machine:
i.. $\quad \Sigma=\mathbb{B} \times \mathbb{B}$
ii.. $\quad Q=\{\mathrm{LT}, \mathrm{EQ}, \mathrm{GT}\}$
iii.. $\quad \delta(\mathrm{LT}, c)=\mathrm{LT}, \quad$ for all $c$ in $\Sigma$ $\delta(\mathrm{EQ},(0,0))=\mathrm{EQ}$ $\delta(\mathrm{EQ},(0,1))=\mathrm{LT}$ $\delta(\mathrm{EQ},(1,0))=\mathrm{GT}$ $\delta(\mathrm{EQ},(1,1))=\mathrm{EQ}$ $\delta(\mathrm{GT}, c)=\mathrm{GT}, \quad$ for all $c$ in $\Sigma$
iv.. $\quad q_{0}=\mathrm{EQ}$
v.. $\quad F=\{\mathrm{EQ}, \mathrm{GT}\}$
4. Correctness proof: by induction on the length of the input string.
a. Induction hypothesis:

Define $\hat{\delta}: Q \times \Sigma^{*} \rightarrow Q$ in the usual way. The induction hypothesis is:

$$
\begin{array}{lll}
\hat{\delta}\left(q_{0}, s\right) & =\text { LT, }, & \text { iff first }(\operatorname{val}(s))<\operatorname{second}(\operatorname{val}(s)) \\
\hat{\delta}\left(q_{0}, s\right) & =\text { EQ, } & \text { iff first }(\operatorname{val}(s))=\operatorname{second}(\operatorname{val}(s)) \\
\hat{\delta}\left(q_{0}, s\right) & =\text { GT, } & \text { iff first }(\operatorname{val}(s))>\operatorname{second}(\operatorname{val}(s))
\end{array}
$$

b. Base step: $s=\epsilon$

From the definition of $\operatorname{val}(s), \operatorname{val}(\epsilon)=(0,0)$. Thus, $\operatorname{first}(\operatorname{val}(\epsilon))=0$, and $\operatorname{second}(\operatorname{val}(\epsilon))=0$. By the definition of de $\hat{l} t a, \hat{\delta}\left(q_{0}, \epsilon\right)=q_{0}$, and by the definition of the automaton, $q_{0}=\mathrm{EQ}$. Thus, the induction hypothesis is satisfied for the base case.
c. Induction step: $s=x \cdot \mathbf{C}$

We consider three cases depending on delta $(x)$.
case del̂ta $\left(q_{0}, x\right)=\mathrm{LT}$ :

| 1. | first( $\operatorname{val}(x))$ | $<\operatorname{second}(\operatorname{val}(x))$, | Ind. and case hypotheses |
| :---: | :---: | :---: | :---: |
| 2. | first(val( $x$ ) | $\leq \operatorname{second}(\operatorname{val}(x))-1$, | $\operatorname{val}(s) \in \mathbb{Z} \times \mathbb{Z}$ |
| 3. | $2 *$ first $(\operatorname{val}(x))+1$ | $\leq 2 * \operatorname{second}(\operatorname{val}(x))-1$, | mult. both sides by 2 and add 1 |
| 4. | $2 *$ first $(\operatorname{val}(x))+1$ | $<2 * \operatorname{second}(\operatorname{val}(x))$, | add one more to the right side |
| 5. | $2 * \operatorname{first}(\operatorname{val}(x))+\mathrm{first} c$ | $\leq 2 * \operatorname{first}(\operatorname{val}(x))+1$, | $c \leq 1$ |
| 6. | first(val(s)) | $=2 * \mathrm{first}(\operatorname{val}(x))+c$, | def. val |
| 7. | first(val(s)) | $<2 * \operatorname{second}(\operatorname{val}(x))$, | steps 4, 5, 6 |
| 8. | $2 * \operatorname{second}(\operatorname{val}(x))$ | $\leq \operatorname{second}(\operatorname{val}(s))$, | analogous to steps 5, 6, 7 |
| 9. | first(val(s)) | $<\operatorname{second}(\operatorname{val}(s))$, | steps 7, 8 |
| 10. | $\hat{\delta}\left(q_{0}, s\right)$ | $=\delta\left(\hat{\delta}\left(q_{0}, x\right), c\right)$, | def. $\hat{\delta}$ |
| 11. | $\hat{\delta}\left(q_{0}, s\right)$ | $=\delta(\mathrm{LT}, c)$, | case hypothesis |
| 12. | $\hat{\delta}\left(q_{0}, s\right)$ | $=$ LTdef. $\delta$ |  |
|  | The induction hypothesi | is maintained | steps 9, 12 |

d.
5. Can you design an automaton that accepts pairs of binary numbers and accepts if the first is greater-than-or-equal-to the second when the numbers are input with their least significant bits first?
II. Translating finite automata into sequential circuits

Reminder: I'll never ask you to do this on homework or tests. This is just to aid intuition for the mathematical constructions that come next.
A. Consider the language, $B_{1}$ over $\{a, b, c\}^{*}$, where every ' $a$ ' is followed by a ' $b$ ' without an intervening 'c'.


Figure 2: The state transition diagram for a finite automaton that recognizes the language described in II.A

1. Figure 2 shows the state transition diagram for a finite automaton that recognizes this language.
2. The formal definition of the automaton is the 5-tuple $\left(Q, \Sigma, \delta, q_{0}, F\right)$ where

$$
\begin{aligned}
Q & =\{\mathbf{X}, \mathbf{Y}, \mathbf{Z}\} \\
\Sigma & =\{a, \mathbf{b}, \mathbf{c}\} \\
\delta \in Q \times \Sigma \rightarrow \Sigma & \\
q_{0}=\mathbf{X} & \\
F=\{\mathbf{X}\} &
\end{aligned}
$$

with

$$
\begin{array}{lll}
\delta(\mathbf{X}, \mathrm{a})=\mathbf{Y}, & \delta(\mathbf{X}, \mathrm{b})=\mathbf{X}, & \delta(\mathbf{X}, \mathrm{c})=\mathbf{X} \\
\delta(\mathbf{Y}, \mathrm{a})=\mathbf{Y}, & \delta(\mathbf{Y}, \mathrm{b})=\mathbf{X}, & \delta(\mathbf{Y}, \mathrm{c})=\mathbf{Z} \\
\delta(\mathbf{Z}, \mathrm{a})=\mathbf{Z}, & \delta(\mathbf{Z}, \mathrm{b})=\mathbf{Z}, & \delta(\mathbf{Z}, \mathrm{c})=\mathbf{Z}
\end{array}
$$

3. We represent states with two binary bits, and arbitrarily choose to use the mapping:

$$
\begin{array}{lll}
\mathbf{X} & \leftrightarrow & (0,0) \\
\mathbf{Y} & \leftrightarrow & (0,1) \\
\mathbf{Z} & \leftrightarrow & (1,0)
\end{array}
$$

We will write $Q_{h w}=\{(0,0),(0,1),(1,0)\}$ to represent the set of states used by the hardware.
4. Likewise, we represent each input symbol with two bits, and arbitrarily choose the mapping

$$
\begin{array}{lll}
\mathrm{a} & \leftrightarrow & (0,0) \\
\mathrm{b} & \leftrightarrow & (0,1) \\
\mathrm{c} & \leftrightarrow & (1,0)
\end{array}
$$

We will write $\Sigma_{h w}=\{(0,0),(0,1),(1,0)\}$ to represent the set of input symbols used by the hardware.
5. Applying these mappings to $\delta$ we get

$$
\begin{aligned}
& \delta_{h w}((0,0),(0,0))=(0,1), \\
& \delta_{h w}((0,0),(\mathbf{X}, \mathrm{a})=\mathbf{Y} \\
& \delta_{h w}((0,0),(1,0))=(0,0), \\
&=(0,0), \delta(\mathbf{X}, \mathrm{b})=\mathbf{X} \\
& \delta_{h w}((0,1),(0,0))=(0,1), \\
& \delta_{h w}((0,1),(0,1))=(\mathbf{Y}, \mathrm{a})=\mathbf{Y} \\
& \delta_{h w}((0,1),(1,0))=(1,0), \quad \delta(\mathbf{Y}, \mathrm{b})=\mathbf{X} \\
& \delta_{h w}((1,0),(0,0))=(1,0), \quad \delta(\mathbf{Z}, \mathrm{c})=\mathbf{Z} \\
& \delta_{h w}((1,0),(0,1))=\mathbf{Z} \\
& \delta_{h w}((1,0),(1,0))=(1,0), \\
& \delta(\mathbf{Z}, \mathrm{b})=\mathbf{Z} \\
&(1,0), \delta(\mathbf{Z}, \mathrm{c})=\mathbf{Z}
\end{aligned}
$$



Figure 3: A template for implementing a sequential circuit for the finite automaton from figure 2
6. Figure 3 shows a template for implementing this automaton as a sequential circuit. The two flip-flops hold the state of the circuit. The circuit advances to the next state on the rising edge of the step signal. Now, we just need to implement the logic for $g_{0}, g_{1}$, and $g_{A}$.
a. $\quad g_{0}$ calculates the right bit of the two-bit state-tuple. From the definition of $\delta_{h w}$ above we get:

$$
\begin{aligned}
g_{0} & =(\text { in }=a) \wedge(q=\mathbf{X}) \vee(i n=a) \wedge(q=\mathbf{Y}) \\
& =(i n=a) \wedge((q=\mathbf{X}) \vee(q=\mathbf{Y})) \\
& =\left(\mathrm{in}_{1}=0\right) \wedge\left(\mathrm{in}_{0}=0\right) \wedge\left(\left(\mathrm{q}_{1}=0\right) \wedge\left(\mathrm{q}_{0}=0\right) \vee\left(\mathrm{q}_{1}=0\right) \wedge\left(\mathrm{q}_{0}=1\right)\right) \\
& =\neg \mathrm{in}_{1} \wedge \neg \mathrm{in}_{0} \wedge \neg \mathrm{q}_{1}
\end{aligned}
$$

b. Likewise,

$$
\begin{aligned}
g_{1} & =(\text { in }=c) \wedge(\mathrm{q}=\mathbf{Y}) \vee(\mathrm{q}=\mathbf{Z}) \\
& =\left(\mathrm{in}_{1} \wedge \mathrm{q}_{0}\right) \vee \mathrm{q}_{1}
\end{aligned}
$$

Here, we took advantage of the fact that an input of $(1,1)$ is forbidden and that a state of $(1,1)$ is unreachable when simplifying the formula.
c. The only accepting state is $\mathbf{X}$. Thus,

$$
g_{A}=\neg \mathbf{q}_{1} \wedge \neg \mathbf{q}_{0}
$$

7. Figure 4 shows the circuit obtained by translating the Boolean formulas above directly into logic circuits.
8. Note that this circuit actually has four states and four input symbols. The fourth state is $(1,1)$ and the fourth input is $(1,1)$. It is straightforward to show that with the hardware shown there are no transitions into state $(1,1)$, and that state $(1,1)$ transitions to state $(1,0)$ (i.e. $\mathbf{Z})$ regardless of what symbol is input. Similarly, it is straightforward to show that the transitions for input symbol $(1,1)$ are identical to those for input symbol $(1,0)$ (i.e. textttc).
B. Consider the language, $B_{2}$ over $\Sigma=\{\mathrm{a}, \mathrm{b}, \mathrm{c}\}^{*}$, such that $w \in B_{2}$ iff the number of 'a's in $w$ is divisible by 4 .
9. Figure 5 shows the state transition diagram for an automaton that recognizes language $B_{2}$.
10. The automaton from figure 5 uses the same alphabet, $\Sigma$, as the automaton from II.A. We define $Q=$ $\{\mathbf{0}, \mathbf{1}, \mathbf{2}, \mathbf{3}\}, q_{0}=\mathbf{0}$, and $F=\mathbf{0}$. We define $\delta$ in the same fashion as we did in section II.A.


Figure 4: A sequential circuit that implements the finite automaton from figure 2


Figure 5: The state transition diagram for a finite automaton that that recognizes the language described in II.B


Figure 6: A sequential circuit that implements the finite automaton from figure 5
3. To make a hardware implementation, we implement input symbols with two bits using the same encoding as before - this will simplify our presentation of product machines shortly. We implement states with two bits using the mapping:

$$
\mathbf{0} \leftrightarrow(0,0), \quad \mathbf{1} \leftrightarrow(0,1), \quad \mathbf{2} \leftrightarrow(1,0), \quad \mathbf{3} \leftrightarrow(1,1)
$$

4. The process of translating of $\delta$ to a logic circuit is analogous to that described earlier. The acceptance condition just happens to be the same. Figure 6 shows the final circuit.
III. Closure Properties for Regular Languages
A. Regular Languages are closed under intersection:

If $B_{1}$ and $B_{2}$ are regular languages, then $B_{1} \cap B_{2}$ is a regular language as well.

1. Intuition from the hardware perspective
a. Use the hardware from both automata
b. Connect the input to both machines
c. Connect the clock to both machines
d. The combined machine accepts if both machines accept
e. Note that if the first machine has $m$ input bits and $n_{1}$ state bits, and the second machine has $m$ inputs (the same input alphabet) and $n_{2}$ state bits, then the combined machine has $m$ input bits and $n_{1}+n_{2}$ state bits. Furthermore, $n_{1}$ state bits encode up to $2^{n_{1}}$ states, and $n_{2}$ state bits encode up to $2^{n_{2}}$ states. Thus, the combined machine has up to $2^{n_{1}+n_{2}}$ states. This is the product of the number of states for the two individual machines. This makes sense. For each of the $n_{1}$ states that machine $M_{1}$ is in, $M_{2}$ can potentially be in any of its $n_{2}$ states.
2. The product machine construction, let:

$$
\begin{aligned}
& M_{1}=\left(Q_{1}, \Sigma, \delta_{1}, q_{0,1}, F_{1}\right) \\
& M_{2}=\left(Q_{2}, \Sigma, \delta_{2}, q_{0,2}, F_{2}\right)
\end{aligned}
$$

We'll now define $M_{1 \cap 2}=\left(Q_{1 \cap 2}, \Sigma, \delta_{1 \cap 2}, q_{0,1 \cap 2}, F_{1 \cap 2}\right)$ as the machine that recognizes the intersection of the languages recognized by $M_{1}$ and $M_{2}$.


Figure 7: A sequential circuit that recognizes the intersection of the languages for the machines from figures 2 and 5
a. $\quad Q_{1 \cap 2}=Q_{1} \times Q_{2}$

Intuitively, each state is a tuple $\left(q_{1}, q_{2}\right)$ where $q_{1}$ corresponds to the state of machine $M_{1}$ and $q_{2}$ corresponds to the state of machine $M_{2}$. This also corresponds to the hardware construction of having the flip-flops for both machines and thus potentially having all combinations of pairs of their states.
b. $\quad \Sigma$ is unchanged. The product machine reads inputs from the same alphabet as the two original machines. This corresponds to connecting the input wires to both machines in figure 7.
c. $\quad \delta_{1 \cap 2}\left(\left(q_{1}, q_{2}\right), \mathbf{c}\right)=\left(\delta_{1}\left(q_{1}, \mathbf{c}\right), \delta_{2}\left(q_{2}, \mathbf{c}\right)\right)$ This says that the component of the product machine's state that corresponds to machine $M_{1}$ changes according to the state transition function of machine $M_{1}$, and likewise for the component corresponding to machine $M_{2}$. In the hardware, we see this in that the next state logic for each machine is used to update the corresponding flip-flops. Furthermore, the step signal is connected to the clock inputs of the flip-flops for both machines. This means that the two halves of the product machine take steps at the same time in response to the same input symbol.
d. $\quad q_{0,1 \cap 2}=\left(q_{0,1}, q_{0,2}\right)$ - the product machine starts in the state that corresponds to the initial state of the two component machines.
e. $\quad F=F_{1} \times F_{2}$ - the product machine accepts if its state corresponds to states in the component machines where both component machines are accepting. This corresponds to the AND gate that produces the accept signal in figure 7.
3. Proof of closure under intersection

By induction on the length of the input string, $w$.
a. Define $\hat{\delta}_{1 \cap 2}$ in the natural way:

$$
\begin{aligned}
\hat{\delta}_{1 \cap 2}(q, \epsilon) & =q \\
\hat{\delta}_{1 \cap 2}(q, w \cdot \mathbf{c}) & =\delta_{1 \cap 2}\left(\hat{\delta}_{1 \cap 2}(q, w), c\right)
\end{aligned}
$$

b. Induction hypothesis:

$$
\hat{\delta}_{1 \cap 2}\left(\left(q_{1}, q_{2}\right), s\right)=\left(\hat{\delta}_{1}\left(q_{1}, s\right), \hat{\delta}_{2}\left(q_{2}, s\right)\right)
$$

c. Base case: $w=\epsilon$

$$
\begin{aligned}
\hat{\delta}_{1 \cap 2}\left(\left(q_{1}, q_{2}\right), \epsilon\right) & =\left(q_{1}, q_{2}\right) \\
& =\left(\hat{\delta}_{1}\left(q_{1} \epsilon\right), \hat{\delta}_{1}\left(q_{1} \epsilon\right)\right)
\end{aligned}
$$

d. Induction step: assume for $w$, prove for $w \cdot \mathbf{C}$

$$
\begin{aligned}
\hat{\delta}_{1 \cap 2}\left(\left(q_{1}, q_{2}\right), w \cdot \mathbf{c}\right) & =\delta_{1 \cap 2}\left(\hat{\delta}_{1 \cap 2}\left(\left(q_{1}, q_{2}\right), w\right), \mathbf{c}\right), \text { def. } \hat{\delta}_{1 \cap 2} \\
& =\delta_{1 \cap 2}\left(\left(\hat{\delta}_{1}\left(q_{1}, w\right), \hat{\delta}_{2}\left(q_{2}, w\right)\right), \mathbf{c}\right), \text { induction hypothesis } \\
& =\left(\delta_{1}\left(\hat{\delta}_{1}\left(q_{1}, w\right), \mathbf{c}\right), \delta_{2}\left(\hat{\delta}_{2}\left(q_{2}, w\right), \mathbf{c}\right)\right), \text { def. } \delta_{1 \cap 2} \\
& =\left(\hat{\delta}_{1}\left(q_{1}, w \cdot \mathbf{c}\right), \hat{\delta}_{2}\left(q_{2}, w \cdot \mathbf{c}\right)\right), \text { def. } \hat{\delta}_{1}, \text { and } \hat{\delta}_{2}
\end{aligned}
$$

4. Example, the machine that accepts the intersection of $B_{1}$ and $B_{2}$ as defined in sections II.A and II.B is $M=\left(Q_{1 \cap 2}, \Sigma, \delta_{1 \cap 2}, q_{0,1 \cap 2}, F_{1 \cap 2}\right)$ with

$$
\begin{aligned}
Q_{1 \cap 2} & =\{(\mathbf{X}, \mathbf{0}),(\mathbf{X}, \mathbf{1}),(\mathbf{X}, \mathbf{2}),(\mathbf{X}, \mathbf{3}),(\mathbf{Y}, \mathbf{0}),(\mathbf{Y}, \mathbf{1}),(\mathbf{Y}, \mathbf{2}),(\mathbf{Y}, \mathbf{3}),(\mathbf{Z}, \mathbf{0}),(\mathbf{Z}, \mathbf{1}),(\mathbf{Z}, \mathbf{2}),(\mathbf{Z}, \mathbf{3})\} \\
\Sigma & =\{\mathrm{a}, \mathrm{~b}, \mathrm{c}\} \\
q_{0,1 \cap 2} & =(\mathbf{X}, \mathbf{0}) \\
F_{1 \cap 2} & =\{(\mathbf{X}, \mathbf{0})\}
\end{aligned}
$$

Rather than writing out the 24 cases for $\delta_{1 \cap 2}$, I've drawn the state transition diagram in figure 8 .
B. Regular Languages are closed under complement:

If $B$ is a regular language, then $\sim B$ is a regular language as well.

1. Hardware intuition: just add an inverter.
2. The formal construction


Figure 8: The state transition diagram for a machine that recognizes the intersection of the languages for the machines from figures 2 and 5
C. Regular Languages are closed under union:

If $B_{1}$ and $B_{2}$ are regular languages, then $B_{1} \cup B_{2}$ is a regular language as well.

1. Intuition from the hardware perspective: just add an OR gate.
2. The formal construction: De Morgan's law given closure under intersection and complement.
D. Regular Languages are closed under arbitrary Boolean operations:

Regular languages are closed under intersection and complement. That provides a "NAND" function, which we have already shown to be universal for implementing Boolean functions.

