CUDA: Performance Considerations

Mark Greenstreet

CpSc 418 – November 21, 2018

- Floating Point Foibles
- Shared Memory Accesses
- Global Memory Accesses
- Occupancy
- Instruction Mix



Unless otherwise noted or cited, these slides are copyright 2018 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribution 4.0 International license http://creativecommons.org/licenses/by/4.0/

Remarks about floating point

- When working on my solution to a previous year's recurrence HW question
 - I first wrote:

```
x = alpha*x*(1.0 - x);
```

- and the performance was disappointing.
- After many frustrating attempts to track down the problem, I added one, little f:

```
x = alpha*x*(1.0f - x);
```

- and my code ran 5.5× faster.
- What happened?

Floats, doubles, and GPUs

- GPUs are optimized for single-precision floating point arithmetic.
- For the GTX 1060, double precision arithmetic is way slower than single precision.
- In C, 1.0 is a **double precision** constant, and 1.0f is single precision.
- When I wrote x = alpha*x*(1.0-x), the compiler generated code that:
 - computes the product alpha*x.
 - ★ both operands are single precision.
 - ★ the computation is done using single precision arithmetic.
 - computes the difference 1.0-x
 - ★ 1.0 is double precision, x is single precision.
 - ★ the computation is done using double precision arithmetic
 - and the result is double precision.
 - computes the product alpha*x*(1.0-x).
 - ★ the computation is done using double precision arithmetic
 - ★ and the result is double precision.
- When I wrote x = alpha*x*(1.0f-x), everything stays in single-precision, and it's much faster.

CUDA: Performance Considerations

Fused multiply adds

- Calculating ax + b is very common
 - Example: dot product.
- The multiplier hardware is just a pipeline of adders.
 - When multiplying a*x, the hardware can start the pipeline from b instead of from 0.
 - We get the sum for "free".
 - This is called a fused multiply-add.
- A fused multiply-add as **two** floating point operations.
 - ▶ This is consistent in the scientific computing community.
 - This helps make some performance claims make sense.
- For the obsessive compulsive:
 - Rounding with a fused-multiply add can be slightly different than when doing two, separate operations.
 - Compilers usually let the users specify "strict" floating point (no fusing) or "fast" floating point (with fusing).
 - nvcc uses fused multiply-add unless you give it an option not to.
 - ▶ OTOH, gcc and other compilers that stick to the C standard only use fused multiply-add if you give an option saying that's allowed.

Shared Memory

See the March 16 lecture.

- Shared memory is fast, on-chip memory.
 - Shared memory is much faster than global memory.
- Global memory is off-chip GDDR
 - coalescing references has a large impact on performance
- An example, and lessons learned
 - ► The example: shared-memory bank conflicts
 - Lessons learned

Global memory: coalescing references

- GPUs have relatively high off-chip memory bandwidth
 - compared with CPUs
 - still much slower than accessing registers or shared-memory with good interleaving.
- If all the warps in a thread access consecutive locations in the same load, the GPU can access the memory much faster than with random accesses.
- Example: compute the row or column sum of an array
 - C array convention: elements are in row-major order
 - ► Consider a n_rows × n_cols array.
 - ▶ &(a[i][j+1]) &(a[i][j]) = sizeof(float)
 - ► &(a[i+1][j]) &(a[i][j]) = $n_cols*sizeof(float)$
 - global memory is definitely slower than registers or shared memory.
 - coalesced accesses to global memory are faster than worst-case bank collisions with the shared memory.
 - ▶ I need to do more experiments to understand the on chip caches.

SMs and Thread Occupancy

- Occupancy: how many warps are available for the SM
 - Why we care: the SP pipelines have long latencies.
 - ► The CUDA approach is to run lots of threads simultaneously to keep the pipelines busy.
- Limits to occupancy
 - How many blocks per SM.
 - How much shared-memory per block.
 - How many threads per block.
 - How many registers per thread.
- Figuring it out
 - ▶ nvcc -03 -c --ptxas-options -v examples.cu
 - ► The nVidia occupancy calculator: CUDA_Occupancy_calculator.xls
 - But we can do it manually?

Occupancy with CUDA 6.1

- Different GPUs at level CUDA 6.1 have differing numbers of SMs.
 - But the SMs all look the same.
 - Even for different GPUs.
- CUDA 6.1 SMs
 - An SM has warps of 32 threads
 - ► An SM can simultaneously execute up to 2048 threads (64 warps).
 - ► An SM has 32K (2¹⁵) 32-bit registers (128K/bytes, 1K registers/SP).
 - An SM has 96K bytes of shared memory.
 - An SM can simultaneously execute up to 8 blocks.
 - Each block can have up to 1024 threads.
 - Each block can have up to 48Kbytes of shared memory.

Why all these numbers?

- When designing a new generation of GPUs, the GPU architects run lots of simulations to estimate the performance for various choices of the architectural parameters.
- For example, if more warps are allowed in the scheduling pool
 - ► The SM will have useful instructions to dispatch more often ⇒ better performance.
 - ▶ BUT the on-chip circuitry to hold and manage the scheduling pool will be larger.
 - ▶ This means instruction scheduling will be slower ⇒ a longer clock period.
 - Instruction scheduling will use more power ⇒ a longer clock period, or fewer SMs, or more expensive chip cooling.
 - ► The real-estate on the chip could have been used for something else. Is this the **best** use of that area.
- Architects explore these trade-offs to optimize performance for graphics applications, the main source of revenue.
- Architects are also risk-adverse: make the chip as much like the last one that worked as you can.
- These hard-wired constraints have a large impact on program performance.

SMs, blocks, and threads

- A SM can have simultaneously execute most 8 blocks.
- All blocks have the same number of threads.
- Thus, a SM can execute at most

$$\min\left(8, \left\lfloor \frac{2048}{\textit{threadsPerBlock}} \right\rfloor\right)$$

blocks.

 The ratio of the number of threads executing to the maximum possible is called the "thread occupancy":

$$\begin{array}{l} \textit{threadOccupancy} \leq \\ \min\left(8, \left\lfloor \frac{2048}{\textit{threadsPerBlock}} \right\rfloor\right) \frac{\textit{threadsPerBlock}}{2048} \end{array}$$

SMs, threads, and registers

- Each SM has 64K registers that's 2K registers per SP.
- This is another constraint:

$$nblks \le \frac{2048}{registersPerThread}$$

- An SM can run 64 warps simultaneously
 - But only if each thread uses at most 32 registers.

Hitting the register constraint

What if each thread uses 33 registers?

- $33 * 64 = 2112 > 2048 \rightarrow can't run 64 warps.$
- $\bullet \left\lfloor \frac{2048}{33} \right\rfloor = \left\lfloor 62.\overline{06} \right\rfloor = 62.$
- Can we run 62 warps?
 - One block with 62 warps would have 62 * 32 = 1984 > 1024 threads. Not allowed.
 - Two blocks with 31 warps each would each have 992 threads. That should work.
 - ▶ But, the plot with the occupancy calculator only shows warp counts that are multiples of 8.
 - Have I overlooked another architectural constraint?
 - probably
 - We could run 7 blocks with 256 threads (i.e. 8 warps) each. That should fit.
- Let's assume that with 33 registers per thread, the SM can run at most 56 warps simultaneously.
 - Then either each thread must have enough instruction-level parallelism to keep the SPs busy.
 - Or, we'll see a drop in performance.

How many registers does my thread use?

• use the --ptxas-options -v option for nvcc

Translation:

- kernel sh_mem_2 uses 17 registers per thread.
- kernel sh_mem_1 uses 14 registers per thread.
- both kernels use 4096 bytes of shared memory per block.
- neither kernel spills registers to global memory (good).

Instruction Mix

- We measure our program performance in terms of the critical, unavoidable operations
 - Typically "floating point operations" for matrix-multiplication or other scientific computing applications.
 - Often main memory accesses for sorting, or other data-intensive applications.
- But, the program does other operations as well
 - ► This is where you see me counting instructions on my fingers during lecture.
 - Optimizing performance can involve minimizing this overhead:
 - ★ Good algorithm design.
 - ★ Memory access optimization.
 - Loop unrolling

Bigger Kernels

```
__global__myKernel(...) {
   do something
}
```

Unless do something is big, kernel launch takes most of the time.

- We can launch a big-grid
 - If we have a huge number of array elements than each need a small amount of work, this can be a good idea.
 - ▶ BUT we're likely to create a memory-bound problem.
- Or, we can make each thread do many somethings.

```
__global__myKernel(int m, ...) {
  for(int i = 0; i < m; i++)
      do something
}</pre>
```

Loop Limitations

- It takes two or three instructions per loop iteration to manage the loop:
 - One to update the loop index
 - One or two to check the loop bounds and branch.
 - If do something is only three or four instructions, then 40-50% of the execution time is for loop management.
- If each iteration of do something depends on the previous one
 - ▶ Then the long latency of the SP pipelines can limit performance.
 - Even if we have 48 warps running.


Loop Unrolling

Have each loop iteration perform multiple copies of the loop body

```
__global__myKernel(int m, ...) {
  for(int i = 0; i < m; i += 4) {
    do something 1
    do something 2
    do something 3
    do something 4
  }
}</pre>
```

- More "real work" for each time the loop management code is executed.
- Need to make sure that m is a multiple of four, or handle end-cases separately.
- Often, we need more registers.

Unrolling – the plots



This example is from last year's HW3, Q1.

Preview

November 23: CUDA Performance, Part 2
November 26: CUDA Performance/Examples
November 28: CUDA (and other) Examples
November 30: Review
Dec 3: Final Exam review session (to be scheduled)

Dec 4: Final Exam - 8:38am (ouch!)