Shared Memory Multiprocessors

Mark Greenstreet

CpSc 418 - Oct. 3, 2013


Outline:

- Shared-Memory Architectures
- Memory Consistency
- Examples

Objectives


- Understand how processors can communicate by sharing memory.
- Able to explain the term "sequential consistency"
 - Describe a simple cache-coherence protocol, MESI
 - Describe how the protocol can be implemented by snooping.
 - Be aware that real machines make guarantees that are weaker than sequential consistency.
- Understand how a simple, mutual exclusion algorithm works.

An Ancient Shared-Memory Machine



- Multiple CPU's (typically two) shared a memory
- If both attempted a memory read or write at the same time
 - One is chosen to go first.
 - Then the other does it's operation.
 - That's the role of the switch in the figure.
- By using multiple memory units (partitioned by address), and a switching network, the memory could keep up with the processors.
- But, now that processors are 100's of times faster than memory, this isn't practical.

A Shared-Memory Machine with Caches



• Caches reduce the number of main memory reads and writes.

But, what happens when a processor does a write?

Mark Greenstreet

Shared Memory Multiprocessors

Today's Story Line

- Shared memory is wonderful:
 - Now, you don't have to bundle up your data structures as messages.
 - Just share a pointer.
- But, what about concurrent accesses?
 - How do I know that you're done building a data structure before I try to use it?
 - What if we have a dynamically changing data structure?
 - How do I make sure that I don't change something when you're in the middle of using it.


Simple Example: a bank account

ATN	I withdrawal	Payroll deposit		
	atm(acct, amt) {		<pre>pay(acct, amt) {</pre>	
W1:	<pre>x = acct.bal;</pre>	D1:	y = acct.bal;	
W2:	x = x - amt;	D2:	y = y + amt;	
W3:	<pre>acct.bal = x;</pre>	D3:	acct.bal = y;	
	}		}	

What happens if a withdrawal and deposit happen "at the same time"?

Concurrent withdrawal and deposit

- Given a starting balance of \$1,000,
- concurrently withdraw \$50 from an ATM while receiving a payroll deposit of \$1,200.



Dekker's Algorithm

Problem statement: ensure that at most one thread is in its critical section at any given time.

thread 0:	thread 1:	
PC ₀ = 0: while(true) {	PC ₁ = 0: while(true) {	
PC ₀ = 1: non-critical code	PC ₁ = 1: non-critical code	
<pre>PC₀= 2: flag[0] = true;</pre>	<pre>PC1= 2: flag[1] = true;</pre>	
<pre>PC₀= 3: while(flag[1]) {</pre>	<pre>PC1= 3: while(flag[0]) {</pre>	
PC0= 4: if(turn != 0) {	PC ₁ = 4: if(turn != 1) {	
<pre>PC₀= 5: flag[0] = false;</pre>	PC ₁ = 5: flag[1] = false;	
<pre>PC₀= 6: while(turn != 0);</pre>	<pre>PC1= 6: while(turn != 1);</pre>	
PC0= 7: flag[0] = true;	<pre>PC1= 7: flag[1] = true;</pre>	
PC ₀ = 8: }	PC ₁ = 8: }	
PC ₀ = 9: }	PC ₁ = 9: }	
PC ₀ =10: critical section	PC ₁ =10: critical section	
PC ₀ =11: turn = 1;	PC ₁ =11: turn = 0;	
<pre>PC0=12: flag[0] = false;</pre>	<pre>PC1=12: flag[1] = false;</pre>	
PC ₀ =13: }	PC ₁ =13: }	

See http://en.wikipedia.org/wiki/Dekker's_algorithm.

Dekker's algorithm guarantees mutual exclusion

- Assume initialization: PC0 = PC1 = 0; flag[0] = flag[1] = false; turn = 0.
- Invariant:

$$\begin{array}{ll} \forall i \in \{0,1\}. \, \texttt{flag[}i\texttt{]} = (\texttt{PC}_i \in \{3,4,5,8,9,10,11\}) \\ & \wedge \quad \neg((\texttt{PC}_0 = 10) \land (\texttt{PC}_1 = 10)) \end{array}$$

- Assertions about PC_i refer to the state immediately before executing the statement at PC_i.
- Individual program statements are executed atomically, i.e. without interference by actions of other threads.

Proof that I is an invariant (1/2)

$$I = \forall i \in \{0, 1\}. flag[i] = (PC_i \in \{3, 4, 5, 8, 9, 10, 11\}) \\ \land \neg((PC_0 = 10) \land (PC_1 = 10))$$

- *I* holds initially.
- Statements that don't modify flag[i], $PC_i \notin \{2, 5, 7, 12\}$.
 - Thus, they maintain the clause connecting the value of flag[i] to PC_i.
 - For example, if $PC_i = 0$,
 - ★ Then *I* implies that flag[*i*] = false.
 - ★ Executing while (true) { sets PC_i ← 1 and leaves flag[i] = false.
 - ★ Thus, *I* continues to hold.

Similar reasoning applies for statements that do modify flag[i],
 PC_i ∈ {2,5,7,12}.

Proof that I is an invariant (2/2)

$$I = \forall i \in \{0, 1\}. \text{flag}[i] = (\text{PC}_i \in \{3, 4, 5, 8, 9, 10, 11\}) \\ \land \neg((\text{PC}_0 = 10) \land (\text{PC}_1 = 10))$$

- Now consider $\neg((PC_0 = 10) \land (PC_1 = 10))$.
 - If $PC_0 \leftarrow 10$,
 - * When PC_0 was 3 which means that $\neg flag[1]$.
 - * Because / held before performing the $PC_0 = 3$: while (flag[1]) { statement, $PC_1 \neq 10$.
 - ★ Thus, $PC_1 \neq 10$ after performing the statement at $PC_0 = 3$, and $\neg((PC_0 = 10) \land (PC_1 = 10))$ continues to hold.
 - Similar reasoning applies when $PC_1 \leftarrow 10$.
- Thus, *I* is maintained by all actions of both threads.
- *I* is an invariant.

• Also, / guarantees mutual exclusion because / implies $\neg((PC_0 = 10) \land (PC_1 = 10)).$

Dekker's algorithm guarantees progress

- Assume that every statement eventually terminates.
 - This requires that every time a thread enters its critical section, it eventually leaves.
 - We don't require that the non-critical code terminate.
- We can show a sequence of "eventually" properties that shows that any time a thread tries to enter its critical section it eventually does so. I.e.

$$PC_i = 2 \rightsquigarrow PC_i = 10$$


- I'll spare you the proof.
 - In class, I was asked about why the algorithm includes the turn variable.
 - turn is needed to ensure that both threads can make progress.
 - See slide 33 for a "simplified" version without turn and why it fails.

Dekker's algorithm with caches (part 1)

A plausible execution (if the caches operate independently):

- Initially: $PC_0 = PC_1 = 0$; flag[0] = flag[1] = false; turn = 0.
- Thread 0 reaches PC₀ = 2: flag[0] = true;
 - The block for flag[0] is not in the processor 0's cache.
 - Processor 0 loads the block into its cache.
 - Processor 0 sets flag[0] to true in it's cache.
- Thread 0 reaches PC₀ = 3: while (flag[1])
 - The block for flag[1] is not in the processor 0's cache.
 - Processor 0 loads the block into its cache from main memory.
 - Processor 0 sees that flag[1] is false and enters its critical section.
- Thread 1 reaches PC₁ = 2: flag[1] = true;
 - Processor 1 loads the block for flag into its cache from main memory.
 - Processor 1 sets flag[1] to true in it's cache.

Dekker's algorithm with caches (part 2)



- Thread 1 reaches PC₁ = 3: while (flag[0])
 - The block for flag[0] is not in the processor 1's cache.
 - Processor 1 loads the block into its cache from main memory.
 - Processor 1 sees that flag[0] is false and enters its critical section.


We have a mutual exclusion violation.

We need a way to keep the caches consistent.

Mark Greenstreet


Shared Memory Multiprocessors

The MESI protocol



- Caches can share read-only copies of a cache block.
- When a processor writes a cache block, the first write goes to main memory.
 - The other caches see the write and invalidate their copies.
 - This ensures that writeable blocks are exclusive.

A typical cache




- Only the read-path is shown. Writing is similar.
- This is a 16K-byte, 4-way set-associative cache, with 16 byte cache blocks.

How the Cache Works

• Read:

- The address is divided into three pieces: block-offset, cache-index, and tag.
- The index is used to look up on entry in each "way".
- The tags from each way are compared with the tag of the address:
 - ★ If any tag matches, that way provides the data.
 - ★ If no tags miss, then a cache miss occurs.
 - ★ Some current block is evicted from the cache to make room for the incoming block.
- The block-offset determines which bytes from the cache block are returned to the CPU.
- Writes are similar to reads.


Snooping caches (part 1 of 2)



Each cache has two copies of the tags.

- One copy is used for operations by the local processor.
- The other copy is used to monitor operations on the main memory bus.
 - if another processor attempts to read a block which we have in the exclusive or modified state, we provide the data (and update main memory).
 - if another processor attempts to write a block that we have, we invalidate our block (updating main memory first if our copy was in the modified state.

Snooping caches (part 2 of 2)



Pros and cons:

- Fairly easy to implement.
- Doesn't scale to large numbers of processors.
 - All cache misses processed on the same bus.
 - Engineering marvels push this with multi-level caches and multiple buses, but it get very expensive, and still doesn't scale to 1000s of processors.

Directory schemes

- Main memory keeps a copy of the data and
 - a bit-vector that records which processors have copies, and
 - a bit to indicate that one processor has a copy and it may be modified.
- A processor accesses main memory as required by the MESI protocol.
 - The memory unit sends messages to the other CPUs to direct them to take actions as needed by the protocol.
 - The ordering of these messages ensures that memory stays consistent.

Sequential Consistency

Memory is said to be sequentially consistent if

- All memory reads and writes from all processors can be arranged into a single, sequential order, such that:
 - The operations for each processor occur in the global ordering in the same order as they did on the processor.
 - Every read gets the value of the preceding write to the same address.
- Sequential consistency corresponds to what programmers think "ought" to happen.

MESI Guarantees Sequential Consistency

- First we prove that at most one processor can have the cache block for any particular address in the E or M state.
- Define:

value(addr)

- $= cache_i(addr).data, if \exists i. cache_i(addr).state \in \{E, M\}$
- = *MEM*(*addr*), otherwise
- We can show that every *read*(*addr*) gets the value *value*(*addr*), and that
- We *value*(*addr*) gives the value from the most recent write to *addr*.

Dekker's with C-threads

```
typedef struct { % thread parameters
   int id, ntrials;
{ dekker_args;
% shared variables
int flag[] = \{0, 0\};
int count [] = \{0, 0\};
int turn = 0;
int dekker_thread(void *void_arg) {
   . . .
   for(int i = 0; i < ntrials; i++) {</pre>
      do some work;
      acquire the lock;
      critical section (includes test for interference);
      release lock;
```

Work, then lock

```
% do a random amount of "work" before critical region
r = 23 \star r \& 0x3f; \& simple pseudo-random, range = \{0...63\}
for (int j = 0; j < r; j++); % this is "work"?
% acquire the lock
flag[me] = TRUE; % indicate intention to enter critical region
while(flag[!me]) {
   if(turn != me) {
       flag[me] = FALSE;
                                        % give the other thread a chance
                                        % spin waiting for turn
       while(turn != me);
                                        % try again
       flag[me] = TRUE;
```

Critical section, then unlock


```
% critical section
for (int j = 0; j < 10; j++) {
   count[me] = j;
   % check_zero reports error and dies if count[!me] != 0
   check_zero(count, !me, i);
}
count[me] = 0;
% release the lock
turn = !me;
flag[me] = 0;</pre>
```

Let's try it

```
% gcc -std=c99 dekker0.c cz.o -o d0
% d0
check_zero failed for trial 8: a[0] = 1
% d0
check_zero failed for trial 986: a[1] = 4
% d0
check_zero failed for trial 898: a[1] = 4
% d0
check_zero failed for trial 10: a[0] = 1
% ...
```

- What happened?
- Why?

Weak Consistency



Look up "Total Store Order" if you want to learn more.

Fixing the bug

```
% acquire the lock
flag[me] = TRUE; % indicate intention to enter critical region
--asm__("mfence");
while(flag[!me]) {
    if(turn != me) {
       flag[me] = FALSE; % give the other thread a chance
       while(turn != me); % spin waiting for turn
       flag[me] = TRUE; % try again
       --asm__("mfence");
    }
}
```

• Try again:

00	d1
ok	2
%	d1
ok	5
%	d1
ok	5
00	

What's mfence?

- A memory fence.
- Simple version:
 - All loads and stores issued by the processor that executes the mfence must complete globally before execution continues beyond the mfence.
- mfence instructions are expensive
- And in-line assembly code is painful
 - Not portable.
 - Hard to read.
 - Who wants to program in assembly?

Summary

- Shared-Memory Architectures
 - Use cache-coherence protocols to allow each processor to have its own cache while maintaining (almost) the appearance of having one shared memory for all processors.
 - ★ A typical protocol: MESI
 - * The protocol can be implemented by snooping or directories.
 - Using cache-memory interconnect for interprocessor communication provides:
 - * High-bandwidth
 - ★ Low-latency, but watch out for fences, etc.
 - ★ High cost for large scale machines.
- Shared-Memory Programming
 - Need to avoid interference between threads.
 - Assertional reasoning (e.g. invariants) are crucial, much more so than in sequential programming.
 - * There are too many possible interleavings to handle intuitively.
 - In practice, we don't formally prove complete programs, but we use the ideas of formal reasoning.
 - Real computers don't provide sequential consistency.
 - ★ Use a thread library.

Preview

October 8: Message Passing Multiprocessors

Reading: Lin & Snyder, chapter 2, pp. 30–43. Homework: Homework 3 goes out.

October 10: Models of Parallel Computation

Reading:Lin & Snyder, chapter 2, pp. 43–59.Homework:Homework 2 due.

October 15: Peril-L, Reduce, and Scan

Reading: Lin & Snyder, chapter 3, pp. 112–125.

October 17: Work allocation

Reading: Lin & Snyder, chapter 3, pp. 125–142.

October 22: Midterm

Review

- What is sequential consistency?
- How can a cache-coherence protocol be implemented by snooping?
- What is mutual exclusion?
- Why did Dekker's algorithm fail when executed on a modern computer?
- What is a memory fence?
- How do these issues influence good software design practice?

Supplementary Material

Dekker's algorithm without the turn variable:

thread 0:	thread 1:	
PC ₀ = 0: while(true) {	PC ₁ = 0: while(true) {	
PC ₀ = 1: non-critical code	PC ₁ = 1: non-critical code	
<pre>PC₀= 2: flag[0] = true;</pre>	$PC_1 = 2$: flag[1] = true;	
$PC_0 = 3: while(flag[1]) {$	<pre>PC1= 3: while(flag[0]) {</pre>	
PC ₀ = 5: flag[0] = false;	<pre>PC₁= 5: flag[1] = false;</pre>	
PC0= 7: flag[0] = true;	$PC_1 = 7$: flag[1] = true;	
PC ₀ = 9: }	PC ₁ = 9: }	
PC ₀ =10: critical section	PC ₁ =10: critical section	
<pre>PC₀=12: flag[0] = false;</pre>	<pre>PC1=12: flag[1] = false;</pre>	
PC ₀ =13: }	PC1=13: }	

I've left the PC numbers as in the original version (slide 8).

Analysis of the "no-turn" version

- The "no-turn" version guarantees mutual exclusion.
 - The invariant and proof on slides 9–11 applies for this version as well.
- The "no-turn" version does not guarantee progress.
 - See the counter-example on the next slide.
 - By repeating lines 4–10 indefinitely
 - ★ Thread 0 never enters its critical region.
 - * Thread 1 enters its critical region an unbounded number of times.
- Thread 0 waits forever to enter its critical region.

Counter-example trace for the no-turn algorithm

step	from state			perform	
	PC0	PC1	flag[0]	flag[1]	
0	0	0	false	false	PC ₀ = 0: while(true) {
1	1	0	false	false	$PC_0 = 1: non-critical code$
2	2	0	false	false	PC ₀ = 2: flag[0] = true;
3	3	0	true	false	PC ₁ = 0 : while(true) {
4	3	1	true	false	$PC_1 = 1:$ non-critical code
5	3	2	true	false	PC ₁ = 2 : flag[1] = true;
6	3	3	true	true	PC ₀ = 3 : while(flag[1]) {
7	5	3	true	true	$PC_0 = 5: flag[0] = false;$
8	7	3	false	true	PC ₁ = 3 : while(flag[1]) {
9	7	10	false	true	$PC_1 = 10$: critical section
10	7	12	false	true	<pre>PC1 = 12: flag[1] = false;</pre>
11	7	0	false	false	PC ₀ = 7: flag[0] = true;
12	3	0	false	false	PC ₁ = 0 : while(true) {
≥13 repeat steps 4–12 indefinitely.					